

FIG. 1




FIG. 2A




FIG. 2B



FIG. 3

| INPUT VOLTAGE | I1 | I2 | PROCESS RESULT |
|------------------------------------------------|----|----|----------------|
| $V_i \geq (1 + R_2/R_1) \cdot V_{th}$ | Hi | Hi | Hi |
| $(1 + R_2/R_1) \cdot V_{th} > V_i \geq V_{th}$ | Hi | Lo | UNCHANGED |
| $V_{th} > V_i$ | Lo | Lo | Lo |

FIG. 4A




FIG. 4B





FIG. 4C





3/3

FIG. 5

